Abstract-The conventional common-gate low-noise amplifier (CGLNA) exhibits a relatively high noise figure (NF) at low operating frequencies relative to the MOSFET , which has limited its adoption notwithstanding its superior linearity, input matching, and stability compared to the inductively degenerated common-source LNA (CSLNA). A capacitor cross-coupled -boosting scheme is described that improves the NF and retains the advantages of the CGLNA topology. The technique also enables a significant reduction in current consumption. A fully integrated capacitor cross-coupled CGLNA implemented in 180-nm CMOS validates the -boosting technique. It achieves a measured NF of 3.0 dB at 6.0 GHz and consumes only 3.6 mA from 1.8 V; the measured input-referred third-order intercept (IIP3) value is 11.4 dBm. The capacitor cross-coupled -boosted CGLNA is attractive for low-power fully integrated applications in fine-line CMOS technologies.
I. INTRODUCTION

W
ITH power consumption increasingly becoming a controlling factor in CMOS receiver design, the development of low power RF circuit techniques is necessarily generating considerable attention. The first on-chip active stage of an RF receiver is usually a low-noise amplifier (LNA). The well-known Friis equation sets its two most important specifications-low noise factor and high gain [1] . The basic commonsource LNA (CSLNA) topology provides better noise performance than the conventional common-gate LNA (CGLNA) at low operating frequencies relative to the MOSFET ; however, lower noise figure (NF) is often achieved using higher power consumption or off-chip matching components. Hence, the CSLNA topology is sub-optimum in low-power fully integrated applications. Increasing RF operating frequencies motivate the need for circuit design techniques that improve the NF of CGLNA and preserve its linearity, stability and low power consumption advantages. The capacitor cross-coupled CGLNA (CCC-CGLNA) [2] described herein achieves these goals. Section II briefly compares the conventional CSLNA and CGLNA topologies [3] , and Section III describes the general -boosting technique. The capacitor CCC-CGLNA topology [2] is described in Section IV, and design and measurement results are presented in Section V.
II. CSLNA VERSUS CGLNA TOPOLOGIES
The critical benchmarks for characterizing the performance of an LNA are gain, NF, power consumption, reverse isolation, stability, linearity, ease of input matching and matching accuracy usually relative to 50 .
The currently popular CSLNA topology [ Fig. 1(a) ] uses inductive degeneration to match the input impedance at resonance to 50 [4] . Its input impedance can be expressed as (1) where is the unity current gain frequency of the MOSFET. An effective series resonance created at the RF operating frequency leads to a noiseless resistive input match, which accounts for the superior noise performance of the CSLNA configuration. Its minimum noise factor including channel thermal noise and induced gate noise is given by (2) where [3] , , , and are bias-dependent parameters [5] , is the correlation coefficient between the gate noise and drain noise of the MOSFET, and is the operating frequency. In contrast to the CSLNA, a CGLNA [ Fig. 1(b) ] uses a parallel resonant network to match the input impedance at resonance to 50 . The overall input admittance is (3) where the body effect of the nMOS device has been neglected. The noise factor including the channel noise and induced gate noise is (4) With and an input matching condition of (5) where the third term, accounting for the gate noise contribution, is usually negligible. Two important conclusions are drawn from the analysis and discussion above.
A. Contribution of Gate Noise to NF
The contribution from gate noise to the overall noise factor, , is usually insignificant. For example, to a first order, it can be shown that even for an operating frequency , its contribution to the overall is less than 5%. In a CSLNA, however, the series RLC tank enhances the gate noise contribution to by its factor. If the contributions of gate and correlated noise sources are not considered properly in selecting the value, a higher overall NF may result. Inaccurate and incomplete modeling of the gate and correlated noise sources usually renders this selection problematic in simulations; only measured results are dependable. In contrast, simulation of common-gate topologies does not suffer from large inaccuracies in gate noise modeling.
B. Noise Factor at High Frequencies
is weakly dependent on while is linear in . Thus, the CGLNA stage has fundamentally superior noise performance for a higher operating frequency ratio, . This point is further developed in Section IV. One advantage of the series resonant tank at the CSLNA input is increased effective transconductance [3] . In fact, under a matched input condition, it can be shown that (6) Thus, at low operating frequencies where , CSLNA has higher gain than CGLNA. However, a high Q input match also makes CSLNA more sensitive to process, voltage, and temperature (PVT) variations [6] and reduces its linearity. A CSLNA also exhibits inferior reverse isolation and stability due to the Miller effect originating from the feedforward capacitor . Table I compares the two basic LNA topologies. It clearly indicates that a CGLNA topology is more attractive if its effective is increased and its noise factor is decreased. A design technique for meeting these objectives is described in the next section.
III. GENERAL -BOOSTING TECHNIQUE
Ignoring the effects of gate noise, (5) can be expressed in greater detail as (7) In (7), represents the small-signal transconductance of the MOSFET and is the effective transconductance of the active stage at the source terminal. Stated another way, is related to channel thermal noise and to input matching. In a conventional CGLNA, constrains the lower bound on the noise factor to . Note, however, that if is boosted independently by modifying the input matching condition, is reduced. This is accomplished (Fig. 2) using a -boosting scheme wherein inverting amplification, , is introduced between the source and gate terminals so that [3] . The resulting increase in the effective transconductance brings at least two significant improvements to the CGLNA topology. 
A. Noise Factor
The noise factor now becomes (8) using the new input matching condition . Thus, in (8) is reduced by the factor . Of course, this analysis assumes that the amplification stage itself does not contribute significant noise, which, in turn, motivates a passive implementation of . Fig. 3 plots the NF as a function of of the -boosted CGLNA configuration. The noise factors of the conventional CSLNA and CGLNA circuits are also plotted for comparison. The -boosted CGLNA stage exhibits superior noise performance compared to the CSLNA for . In many cases, an exact input match to 50 for the LNA is not absolutely necessary to meet practical specifications. For example, setting the input impedance to 30 results in dB, which means that less than 10% of the incident power is reflected [7] . The beauty of this tradeoff is that it allows to be increased to further reduce the noise factor. As illustrated in Fig. 3 , designing for a 30 input impedance allows the -boosting CGLNA to outperform the CSLNA for .
B. Power Consumption
The decoupled input matching condition of the -boosted CGLNA also means that . Now the intrinsic transconductance is times less than that of the conventional CGLNA, which reduces the power consumption by the same factor.
IV. CAPACITOR CROSS-COUPLED CGLNA
One possible way to achieve passive inverting amplification in the -boosted CGLNA is shown in Fig. 4 wherein a differential topology allows the differential active devices to be capacitor cross-coupled [2] . The inverting amplification value, , for the topology of Fig. 4 is approximately given by the capacitor voltage division ratio (9) which, in turn, gives an effective transconductance of (10) and an approximate noise factor of (11) Thus, results in and
Hence, the noise factor is reduced and the effective transconductance is increased with a concomitant decrease in power dissipation as described earlier.
V. DESIGN AND MEASUREMENT RESULTS Fig. 5 shows a CCC-CGLNA designed to operate at 6.0 GHz in a 180-nm RF CMOS process. Differential transistors and are biased and sized for . Although an input impedance of 30 enables higher gain and lower NF, this design is matched to 40 to maintain a safety margin on to account for possible modeling and simulation errors. Since the gates of the input transistors are not connected to an ac ground as in the conventional case, cascode devices and are added to improve the reverse isolation. The capacitors are 4.7 pF and are used to cross couple and . On-chip inductors are used to tune out the total capacitances at the source nodes including pad capacitances. A tapped-capacitor impedance match is used at the output to allow incorporation of the pad capacitances into . The simulated values of on-chip inductors and are approximately 10. Fig. 6 shows measured and input and output matching characteristics, respectively.
is less than 10 dB at 6.0 GHz and above owing to the inherent broad-band input match of the common-gate topology. is 7.3 dB at 6.0 GHz. This is about 5 dB poorer than expected from the simulated results and is probably due to an overestimation of the of . The measured power gain and reverse isolation plots are displayed in Fig. 7 . The maximum power gain of 7.1 dB at 6.0 GHz is lower (by 2 dB) than expected from the simulation results due to imperfect output matching. A NF plot of the CCC-CGLNA is shown in Fig. 8 . The fully integrated LNA achieves a NF of 2.97 dB at 6.0 GHz. This is an excellent NF value for a CGLNA topology, and it compares favorably with fully integrated CSLNA designs [8] . Note again that many common-source LNA circuits achieve excellent NFs at the cost of higher power consumption or the use of some off-chip matching components.
In order to verify the accuracy of the simulated NF value of a CGLNA, and to see the impact of induced gate noise to the overall , the measured value is compared to the simulated in the same plot (Fig. 8) . For fair comparison, the CCC-CGLNA is re-designed so as to have its simulated S-parameters identical to the measured results. The parasitic resistances and capacitances are also extracted from the layout and taken into the account in simulation. Still some discrepancies between the simulated and measured results are observed. They might be attributed to measurement inaccuracies ( 0.25 dB) and the effect of pads [9] .
The third-order intercept point (IP3) is measured using a two-tone test with equal-amplitude 6.0-and 6.005-GHz signals. An excellent input-referred third-order intercept (IIP3) value of 11.4 dBm is obtained as shown in Fig. 9 . It is noted here that the linearity experiences degradation with the increase in the input power above 12 dBm. A probable cause is the mixing of higher order terms into the IM3 product at larger input power levels. This, however, is not a cause for concern because the normal input power level at the input of the LNA is usually [10] . The capacitor cross-coupled -boosted CGLNA draws 3.6 mA (2 1.8 mA) of dc bias current from a single 1.8-V power supply. A chip micrograph is shown in Fig. 10 . Implemented in a 180-nm 48 GHz RF CMOS process, the total die area including pads is m m. Table II summarizes the measured results. VI. CONCLUSION A -boosting technique to reduce the power consumption and improve the NF of a CGLNA is described. A capacitor cross-coupled LNA is presented as an implementation of the general technique. The fully integrated differential LNA consumes 3.6 mA from 1.8 V and attains a measured NF of 3.0 dB at 6.0 GHz. The proposed technique makes the CG topology attractive for low-power and high-frequency fully integrated designs.
